Abstract
We have designed an all-optical NOT gate on SOI with a footprint of 1.2×1.2 μm2. The device designed by a PSO method and simulated by FDTD. The overall response time is < 2 ps.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have