Abstract

We have investigated the electrical characteristics of metal-insulator-semiconductor (MIS) capacitors consisting of p-type semiconductor layer, either regio-regular poly(3-hexylthiophene) (P3HT) or copper-phthalocyanine (CuPc) prepared on tantalum oxide, with a high dielectric constant (∼ 20), or double layered structure consisting of tantalum oxide and polyimide thin films. These results are combined with field effect transistor (FET) properties and conventional surface potential measurements and discussed in terms of the interfacial capacitance and charge exchange phenomena at the semiconductor/insulator interface. It was found that the use of Ta 2O 5 as a gate insulator is not only an effective way to reduce operating voltage of FET but also a useful way to investigate the interfacial capacitance which exists within a few nanometers at the semiconductor/gate insulator interface. The interfacial trap density, which is deeply associated with FET properties, was also discussed, taking into account the conventional capacitance measurement and the threshold voltage in FET properties.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.