Abstract
Interconnection hardware strategies are overviewed in light of loosely-coupled computing systems. Bus issues, arbitration and communication principles are outlined with a direction towards future bus definition and standards. High bandwidth interconnection schemes using multi-port memory controllers and cross-point switches are presented followed by a specific design of a cross-point inter-connection switch. Future research in distributed computing is discussed, providing a comprehensive set of architectural and software issues.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
