Abstract
Connecting a large block of data memory to a single-chip microcontroller is usually solved by implementing the paging technique: enabling memory pages by the proper number of port lines. The circuitry described in this letter uses a rather different method of addressing, provided the data are accessed mostly sequentially.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
