Abstract
AbstractThe drive for improved performance of microelectronic devices has led to the prevalence of copper metallization and the aggressive development of low-permittivity (low-κ) dielectric materials for use as interlayer dielectrics in BEOL interconnect structures. Progressive scaling of metal line widths coupled with the need to incorporate ultra low-κ (ULK) dielectrics, with κ<2.2, presents numerous challenges for integration and reliability. Perhaps the most significant challenge for the 90nm technology node and beyond is successful planarization of Cuinterconnect structures by chemical mechanical polishing (CMP). The present paper will discuss the general integration challenges and key structural reliability issues for chemical mechanical polishing of Cu-interconnects incorporating ULK dielectric materials.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
