Abstract

This paper presents an overview of the experience at Digital Equipment Corporation's LSI plant with VLSI IC CAD systems. Digital's VLSI CAD group has been involved in the development and use of two generations of VLSI CAD systems, and the paper will discuss these experiences, emphasizing some of the trade-offs in the selection of the individual tools as well as the design of the kernel and data manager parts of the systems. The development of the first generation system and tools occurred in parallel with a major multi-chip IC design project 13 and in conjunction with the evolution of a major silicon (NMOS) process for Digital. While a great deal was salvaged from this severe learning experience (and note that all the IC's were nevertheless successfully completed), many aspects of the tools and system needed a complete overhaul for our next generation of IC's. We are now entering the phase of utilizing the results of this second generation custom MOS CAD system development. In parallel, we embarked on a separate and yet ultimately complementary development - that of a set of semi-custom CAD systems and associated tools. These too are now just being exploited to the full by Digital's VLSI IC design community. Our first generation (N)MOS custom system, based around the CHAS kernel, was used to design over 12 large IC's (including 32-bit microprocessors). We are now developing a second generation kernel data manager to replace CHAS, as well as semi-custom systems supporting gate array, standard cell and polycell (macrocell) capabilities.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call