Abstract
A full-feature improved-definition TV (IDTV) receiver is described that provides picture performance improvements, and includes many picture-in-picture (PIP) and full-screen memory features. The memory features include still, store/recall, and in combination with the high quality PIP include 3-PIP strobe/preview, and 9-PIP strobe/preview. All picture improvements and memory features use one field memory to provide low system cost. a unique feature of this IDTV architecture is its ability to demonstrate picture improvements by displaying a noninterlaced-scan/field-comb-filtered/noise-reduced picture (IDTV) on the left side of the receiver screen while the right side displays a simulated interlace picture without field comb filtering and noise reduction (simulated standard TV picture). The circuitry consists of six gate arrays totaling 12124 gates, ten 64 K*4 DRAMs, two 64 K*4 VDRAMs, five line memories, and two custom ICs. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
