Abstract

Research activities to improve the DC and RF performance of RHETs are reviewed. A description is given of RHET integrated circuits, including two-input and three-input logic gates. Using these logic gates and new collector barrier structures, a RHET latch circuit and a full adder have successfully been demonstrated at 77 K and require only one half to one quarter of the number of transistors needed for a conventional full adder. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call