Abstract

Describes the properties of novel III-N-based insulating gate heterostructure field-effect transistors (HFETs). For the gate isolation, these devices use either SiO/sub 2/ layer (in metal-oxide-semiconductor HFET (MOSHFET) structures) or Si/sub 3/N/sub 4/ layer (in metal-insulator-semiconductor HFET structures). These insulating gate HFETs have the gate-leakage currents 4-6 orders of magnitude lower than HFETs, even at elevated temperatures up to 300/spl deg/C. A double-heterostructure MOSHFET with SiO/sub 2/ gate isolation exhibits current collapse-free performance with extremely low gate-leakage current. Insulating gate devices, including large periphery multigate structures, demonstrate high-power stable operation and might find applications in high-performance power amplifiers and microwave and high-power switches with operating temperatures up to 300/spl deg/C or even higher.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.