Abstract
This paper presents inherently accurate digital calibration of ADC non-linearity, which requires neither absolute accuracy of a signal for calibration nor any modification of ADC core, hence enabling the use of existing ADC IP cores. It only relies on constant attenuation ratio provided by a passive resistive attenuator and hence it is inherently accurate as exemplified by extensive simulations as well as comparison with conventional method. A prototype $0.35\mu \text{m}$ -CMOS cyclic ADC with the on-chip signal generator for calibration has achieved the noise-limited 71.2-dB SNDR after the calibration under the sampling rate of 300 kS/s with 1.0-mW power and 0.087-mm2 chip area. The proposed calibration can be applied to the pipelined and cyclic ADCs with finite-gain non-linear op-amps as well as the SAR ADC.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: IEEE Transactions on Circuits and Systems I: Regular Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.