Abstract
The inherent pattern jitter of the STM-64 format signal is found to be increased by the DC level fluctuation of incoming data and the output power variation of the timing tank in the section overhead bytes which become longer than the time constant of the timing tank. This pattern jitter is reported to be success fully suppressed by using an already proposed timing recovery circuit with a 1/2T differentiator, which operates as a pattern transformer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
