Abstract
This paper presents an on-chip programmable voltage reference circuit whereat the main block, the switchable resistor array, was realized using four different layout styles. These different layouts, which result in different complexity and chip area consumptions, are analyzed regarding the influence on the calibration performance of the voltage reference circuit. Although a slight difference can be measured, there is no clear preference for one of the four layout versions. In contrast to the much smaller chip area of the more or less lumped approach (lay3) the distributed approach (lay0) shows only slight advantages in circuit performance.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.