Abstract

We have successfully employed scanning capacitance microscopy (SCM) operated under low photoperturbation to investigate electrical junction profiles in low-energy BF 2 +-implanted silicon wafers treated by various annealing sequences. Differential capacitance images reveal that rapid thermal annealing (RTA) followed by furnace annealing (FA) treatments (RTA + FA) can result in a narrower junction width and a shallower electrical junction depth than FA followed by RTA treatments (FA + RTA). Experimental results also indicate that the wider junction of the FA + RTA treated sample is due to the shallower concentrated distribution of electrically activated boron atoms upon annealing. Subtle correlations between electrical junctions and annealing conditions are discussed.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.