Abstract

Herein, an inductively coupled plasma chemical vapor deposition (CVD) (ICP‐CVD) technique is adopted for deposition of silicon dioxide and silicon thin films to fabricate metal–oxide–semiconductor (MOS) capacitors and thin film transistors (TFTs). Prior to the fabrication and characterization of the TFTs, C–V measurements and breakdown tests are conducted on MOS capacitors based on silicon dioxide deposited under temperatures as low as 20 °C. The breakdown field of 9 MV cm−1 is validated afterward, which implies the good electrical insulating property for acting as a gate insulator and the feasibility of the TFTs. After going through forming gas and thermal annealing with the highest temperature of 220 °C, the TFTs yield good gate insulating properties, a threshold voltage of 3.7 V, an on/off ratio of 6.4 × 102, field effect mobility of 1.2 cm2 (V s)−1, and a subthreshold slope of 3.9 V dec−1. They show promising electrical properties under such a low‐temperature fabrication process using ICP‐CVD technique compatible for silicon electronics using low‐cost flexible substrates.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.