Abstract
Techniques for built-in self-test (BIST) are examined. They can be used to modify an existing systolic array controller chip and a multiplier/accumulator chip, called a systolic array cell, so that self-testing can be performed. The goal is to implement a systolic array cell which has self-test capabilities and can efficiently perform various signal processing algorithms such as multiplication, the fast Fourier transform, and convolution. BIST and how BIST can be used in a systolic array are examined. A 2D matrix multiplication algorithm is described. The effects on performance and hardware overhead of incorporating BIST in an array are described
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
