Abstract

In order to avoid a premature breakdown and high leakage-currents of Silicon Carbide (SiC) unipolar Schottky power diodes the Schottky-contact area needs to be shielded from the high electric field inside the device. This can be achieved by the application of a Junction-Barrier Schottky (JBS) device architecture where highly doped p+ regions serve as a shielding structure at the anode side of the device when operated under reverse bias-voltage conditions. In contrast, the active area consumption of this p+-type regions has a negative effect on the differential resistance. To design those p+-shields it is inevitable to compare simulated dopant profiles with those manufactured by ion implantation. Hence, in this contribution we performed SPM-based measurements to image the p+-doped areas. As complementary measurement also secondary electron potential contrast (SEPC) was performed.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.