Abstract
Here, for the first time, a method is presented to use electrostatic coupling from a metal of appropriate workfunction, separated from the extension region by a thin insulator, to create an electrostatically-induced charge layer in doped source/drain CMOS. This "virtual extension" allows for lower extension doping and increased underlap between the doped extension and the gate, "sharpening" the carrier profile and improving short-channel device performance. In one example, clock-limiting n-FET switching currents are improved 25% using this approach. However, the improvement in switching speed due to this higher current is partially offset by capacitance between the metal overlap and the extension.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.