Abstract
A key challenge for 0.18 μm technology is the interconnect RC delay, which is the limiting factor for device performance. This delay can be reduced by the use of a low-k dielectric and copper. Some of the difficulties of integrating these interconnects are discussed, and a new strategy for post dielectric etch cleaning is presented.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
