Abstract
An improved electrostatic discharge (ESD) protection design by using stacked diodes and silicon-controlled rectifier (SCR) as power-rail ESD clamp circuit is presented to protect the high-frequency integrated circuits in CMOS process. Experimental results show that the improved design can achieve higher ESD robustness without degrading the high-frequency performance. Based on its good performances during ESD stress and high-frequency operating conditions, the improved design is very suitable for ESD protection.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
