Abstract
AbstractA classical symmetrical carrier‐based digital Average Current Mode (ACM) control has two sampling choices, peak point and valley point, to control the average inductor current. If it is employed to regulate the DC‐DC boost converter, there will be a difference in the dynamic performance at peak and valley point sampling instants because of discontinuous output voltage ripple due to Equivalent Series Resistance (ESR) of the output capacitor. Therefore, this paper investigates the effect of sampling instant on the dynamic performance of the PWM DC‐DC boost converter in consideration of capacitor ESR. The small‐signal transfer functions of a boost converter for both sampling positions are prominent to analyze each sampling impact on its dynamics. They are derived by using discrete‐time modeling. Further, the choices of sampling instant are investigated related to the RHP zero elimination, voltage stability, and peak‐to‐peak ripple current of the DC‐DC boost converter. The boost converter has improved stability performance by synchronizing the ADC sampling at starting position (valley point) of the symmetrical carrier signal, as evident by the analytical and hardware results of both sampling techniques working from 25% to 100% load working conditions.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
More From: International Journal of Circuit Theory and Applications
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.