Abstract

The need for fast data processing and reducing the power dissipation of digital signal processing(DSP) algorithms and Cryptographic algorithms have provoked the development of efficient hardware implementations of residue number system (RNS) and logarithmic number system(LNS) arithmetic. This paper describes the implementation of adder and subtractor units by using RNS and LNS arithmetic. Addition and subtraction units are major and basic operations in public key cryptographic algorithms like Elliptic Curve Cryptography (ECC). In cryptography the use of finite fields plays a major role which is time consuming, there is a need for fast and efficient implementations.

Full Text

Published Version

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.