Abstract

This paper introduces a multi-channels data synchronous acquisition and processing IP (intellectual property) core for digital protective relay. It integrates data acquisition and processing in one FPGA, resolving problem of asynchrony between data acquisition and data processing as well as setting of the number of sampling channels and sampling points per period. In contrast to the traditional acquisition system, it has characteristic of high speed, flexibility and low cost. This IP core was verified in FPGA (field programmable gate array) based hardware platform. The result of experiment indicates that this IP core is correct and can be used into SOC (system on chip) application as a single module.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.