Abstract
A novel method is presented for implementing the Costas carrier recovery loop for software radio application. This method is fully digital, FPGA-friendly, and process- and resource efficient, and consumes resources. In order to validate the scheme, a Matlab simulation and a hardware description code have for been developed. Also, a new procedure has been introduced to generate dynamic test vectors for hardware simulation through Matlab. By application of this method, system and hardware simulators can be coupled. The output of hardware simulation, which includes the effect of quantisation and logic delays, can be evaluated by Matlab. This leads to a realistic performance prediction of the loop. In addition, Verilog code has been synthesised on a specific FPGA to calculate practical resource requirement and maximum achievable frequency.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
