Abstract
In this paper we describe hardware implementation of a 2400 bit/s two-channel linear predictive vocoder. The vocoder hardware uses the latest 2900 series "bit slice" microprocessor chips, and 2K RAM's and 1K ROM's of data memory. The system design is a two bus structure with a 208 ns cycle time. A significant feature of the vocoder is that it is capable of processing two voice channels simultaneously. Throughout the paper, emphasis is placed on details of firmware development of the vocoder system. Efficient design of the vocoder hardware is also discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
