Abstract
We study the performance of a lattice gas binary algorithm on a “real arithmetic” machine, a 32 processor INTEL iPSC hypercube. The implementation is based on so-called multi-spin coding techniques. From the measured performance we extrapolate to larger and more powerful parallel systems. Comparisons are made with “bit” machines, such as the parallel Connection Machine.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have