Abstract
In this study, impacts of post-deposition annealing (PDA) on hole trap generation at SiO2/p-GaN MOS interfaces are investigated. While the surface potential is strongly pinned due to severe hole trapping after 800 °C PDA, successful hole accumulation is observed when PDA is performed at 200 °C. The density of interface hole traps causing surface potential pinning, extracted from the hump in capacitance–voltage curves, is about 1012 cm–2 with 200 °C PDA, while over 1013 cm–2 when the PDA temperature exceeds 600 °C, regardless of the annealing ambient. Consequently, the origin of these hole traps is speculated to be defects generated by thermal effects.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.