Abstract

Impacts of electron trapping/detrapping on the negative bias temperature instability (NBTI) characteristics in silicon nanowire transistors (SNWTs) with metal gates are experimentally studied in this paper. It is demonstrated that large amounts of as-grown defects, including both electron traps and hole traps, are induced by nanowire structure due to multiple surface crystal orientations of the cylinder nanowires. Quite different from conventional planar devices, both stress and recovery of NBTI in SNWTs are evidently impacted by electron trapping/detrapping behavior, due to the enhanced electrical field with cylinder surrounded gate, increased electron traps in the gate dielectrics and electron injection from metal gates. The generation of new-born trap-precursors in the gate dielectrics of SNWTs was also observed and the generation kinetics is discussed. These new-born precursors can be converted into traps after experiencing a grounded recovery phase and a pulse state, leading to additional unexpected reliability degradation of SNWTs.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.