Abstract
The dimensions of transistor gates are scaling to small dimensions and the relative variation of the edge, referred to as line edge roughness (LER), is addressed as one of the critical issues for front-end technology. These local variations deteriorate the device performance [Croon et al., Tech. Dig. - Int. Electron Devices Meet. 2002, 307; Croon et al., Proceedings of the ESSDERC, 2003 (unpublished), p. 22]. However, also for backend, interconnects wires are scaling down and the relative contribution of the LER is increasing. The impact of LER for interconnects has rarely been studied yet. In this article we address the electrical performance of the resulting copper interconnects with additional LER generated with e-beam lithography. The added LER will have spatial frequencies and amplitudes that are similar to the current resists used.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
