Abstract
In this paper, a Power Amplifier (PA) cell comprised of a single n- channel PDSOI transistor fabricated in a 45-nm RFSOI technology is used for the reliability study. DC stress bias at gate and drain terminals are applied for reproducing practical conditions for a PA. The impact of varying DC stress at the drain terminal is studied thoroughly by analyzing DC and RF performance. Impact of hot carrier degradation through DC, small, and large signal performance is studied. Perspectives of the mechanism for the generation of defects are studied through the time slope exponent method and behavior of transconductance characteristics for pre-and post- stress instances.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
