Abstract

Two radiation-hard technologies, E/D-MESFET GaAs and SOS-CMOS Si are compared, from the point of view of propagation delay and VLSI layout area, for different types of adders. The major intention was to evaluate the impact of two technologies on the adder design. However, the overall results are more general. They show how the adder design trade-offs change when the dependency of gate delays on fan-in and fan-out changes. The major conclusion of this research is that traditionally slow adders, like ripple-carry or similar, although still slower than traditionally fast adders, like carry-lookahead or similar, may be better suited for incorporation into GaAs microprocessors with word lengths of up to 32 bits. This is because the delay gap between the two adder groups has decreased and the VLSI area gap between the same two adder groups has increased. Consequently, if simpler adder is incorporated, the remaining area could be ‘invested’ into resources that would speed up the execution of compiled HLL code more than the incorporation of a faster (but area-consuming) adder and a faster system clock.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.