Abstract
The design methodology based on standard cells is widely used in a broad range of very-large-scale integration (VLSI) applications. Furthermore, several optimization algorithms can be employed to address different constraints such as power consumption or reliability. This paper evaluates the implications of the usage of complex logic cells from a 45-nm standard-cell library to the single-event transient (SET) sensitivity under heavy ions. Results show that even though a reduction in the layout area is obtained when adopting complex logic gates, a slight reduction in the total sensitive area of the circuit is observed. Moreover, the effectiveness of the logical masking can be suppressed, leading to a higher SET cross section for high particle linear energy transfer (LET).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
