Abstract

A method is presented to test the immunity of mixed signal (digital and analog) electronics to power supply disturbances in the frequency range between 10 kHz and 5 MHz, as those originating from switched mode power supplies. An example of application of the method to a Serializer/Deserializer (SerDes) integrated circuit is illustrated. For these electronic devices the power supply noise can critically affect performance. The SerDes is hosted by an evaluation board supplied by an external Power Module. An ad-hoc disturbance source and Coupling/Decoupling Network (CDN) have been designed to couple a disturbance of significant amplitude to the power supply of the evaluation board while decoupling it from the Power Module. The radiofrequency (RF) impedance of the bypass network of the evaluation board has been considered for the design of both the disturbance source and the CDN. Details about the architecture and operation of the high-current, broadband and linear power amplifier used for disturbance generation are provided, along with component selection and verification of the CDN. The practical implementation of the test, including a feedback control loop capable of generating the specified disturbance level over the frequency range of interest, is described. Finally, test results are reported in terms of the SerDes bit error rate (BER) degradation as a function of disturbance amplitude and frequency.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call