Abstract
The minimization of system clock skew is critical to the overall performance of high-speed computer systems. This paper discusses the statistical clock skew calculation methodology employed in the analysis of the IBM Enterprise System/9000™ (ES/9000™) computer systems. Comparisons made to a worst-case design approach show the advantages of a statistical clock skew calculation and its use in the timing analysis of ES/9000 systems. Design techniques that aid in the minimization of system clock skew are discussed throughout this paper. While many details concerning these design techniques and the statistical clock skew calculation methodology are tutorial in nature and have been used in the design of past IBM high-end machines, it is hoped that this paper will give the reader a useful understanding of the major considerations affecting the clock system and its application to an ES/9000 system.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
