Abstract

A graphical circuit mapping technique is introduced for purposes of visualization and instruction. The technique is oriented toward mainly planar circuits which operate from fixed power supply rail voltages, and which are typical of most integrated circuit designs. The I-V map allows a simultaneous representation of all voltages, currents and power dissipations, and can be constructed to scale, which then gives accurate magnitude information. The I-V map proves valuable to recognizing current and voltage distributions, elements of high power dissipation, and as a classroom instructional tool for Kirchhoff's laws.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call