Abstract
Miniaturization of hybrid integrated buck converters is impeded by the difference in growth laws in current rating for silicon and for inductors as current rating increases. In the 20 A range, this leads to the attractive feasibility of planarizing the output inductor as the largest component by utilizing low-temperature cofired ceramic technology in the form of the (magnetic) substrate to carry the rest of the converter circuit. The presence of a magnetic substrate below the circuitry creates additional parasitic inductances, which results in low-frequency oscillations. From simulation, the presence of a conductive shield reduces trace inductances and improves circuit performance. There is a minimum shield thickness required to minimize losses associated with ringing. High-shield conductivity is necessary to lower the trace inductance and minimize power loss. Traces should be placed close to the shield to minimize inductance. Experimental results on converters with ceramic-based shield layers and organics-based shield layers bear out the theoretical expectations and establish the practical viability of the proposed hybrid integration technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.