Abstract
A new high-performance variable time adder is presented which is based on the statistical carry look-ahead addition technique. The new circuit uses carry-select stages to reduce the critical path. A 56 bit adder designed for and realised using 0.5 µm CMOS technology shows an average addition time of ~1.28 ns.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
