Abstract
A failure mechanism of bipolar lateral PNP transistors in medium voltage integrated circuits has been observed. The failure mechanism is characterized by inversion layer conduction between emitter and collector of the devices resulting from the trapping of hot electrons in the dielectric. A model of the mechanism has been developed which explains the observed temperature and voltage acceleration.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
