Abstract
Recent studies show that, for a given technology, as the effective channel length is scaled down towards 0.1 /spl mu/m, the worst case hot carrier stress condition for nMOSFETs switches from I/sub b,/ /sub peak/ (peak substrate current bias condition) to V/sub g/=V/sub d/. In this paper, we demonstrate that the worst case stress condition is determined by the ratio of I/sub b/|/sub Ib,/ /sub peak/ to I/sub b/|/sub Vg=Vd/. Post-metallization anneal in deuterium similarly improves hot carrier lifetime under bias at I/sub b, peak/ and V/sub g/=V/sub d/.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
