Abstract

With the continuing trend of semiconductor device miniaturisation, it is becoming ever more important that nanoscale devices are characterised in three dimensions. Surfaces and interfaces within device structures can greatly influence the overall functionality of a device if their electrical properties are significantly different from those of the bulk material [1]. Conventional two-dimensional techniques will be inadequate for the investigation of the inherently three-dimensional potential distribution in current and future semiconductor devices.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.