Abstract
Operating in the Near Threshold Voltage (NTV) region improves the energy-efficiency of CMOS circuits by an order of magnitude. However, the number of hold-time violations significantly grows by scaling the supply voltage to the NTV region due to the increased delay variations. Furthermore, the conventional hold-time fixing approaches based on corner analysis are not applicable to the NTV region. In this paper, we propose a new iterative hold-time fixing flow for the NTV region based on Statistical Static Timing Analysis. The experimental results show 43.3% (35.4%) less energy (area) overhead compared to the conventional approach.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.