Abstract
Jet Propulsion Laboratory has developed an innovative Grayscale Optical Correlator (GOC) architecture using a pair of Digital Light Processor Spatial Light Modulator (DLP SLM) as the input and filter devices and a CMOS sensor for correlation output detection [1-5]. In order to achieve ultra high-speed Automatic Target Recognition (ATR), we have developed custom Electronic Interfaces to maximize the system data throughput rate for both the DLP and CMOS. The high-performance Electronic Interface System (EIS) is capable of achieving sustained 1000 frames per second (fps) at 1920x1024 data frame size. In this paper, we will first overview the new GOC architecture. We will the depict the detailed design of the EIS for the DLP SLM and CMOS. The innovation of JPL’s high-performance digital/optical ATR system is in its implementation of a high-speed, high-resolution DLP display, and a high-speed CMOS camera sensor with an advanced I/O interface and high-speed parallel on-board processing capability.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
