Abstract

This paper presents a Digital Doherty Power Amplifier (DDPA) with high back-off efficiency. The main and peaking amplifiers are implemented in 180 nm CMOS SOI as Digital Power Amplifiers (DPAs) with 10 bit amplitude control. The Doherty combiner is implemented using external matching components on a PCB, with lumped elements synthesized to provide equivalent characteristics of impedance inverter and offset-line. Phase adjustment between main and peaking DDPAs allows optimization of efficiency. CW measurements for the DDPA at 900 MHz correspond to 33.1 dBm peak power with 55.5% efficiency. This is highest reported output power for CMOS Doherty amplifiers. The efficiency at 6 dB back-off reaches 52.5%.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.