Abstract
Two systolic realization structures for the implementation of 2-D denominator-separable recursive filters are presented. These structures possess a high degree of modularity and parallelism with low roundoff noise. The number of delays and multipliers is fewer than for similar realizations in the literature. The proposed structures are more suitable for special-purpose hardware and amenable to VLSI design. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
