Abstract

AbstractStochastic computing (SC) is an approximate computing paradigm using probabilities and aims at realizing circuits with low hardware cost. Basic operations (such as addition) have been comprehensively studied, whereas there are few studies on nonlinear operations (such as division and square root) in SC. In this paper, a stochastic division circuit is proposed by using maximally correlated input bitstreams to eliminate the necessity for distinguishing the divisor and dividend. Additionally, four stochastic square root circuits are designed with improved accuracy by decreasing the correlation between intermediate bitstreams via inserting delay elements. Experimental results show that both the proposed division and square root circuits achieve lower mean squared errors (MSEs) while requiring nearly the same hardware resources, compared with the state‐of‐the‐art designs. This result shows the potential in exploiting signal correlation in SC circuit design for high accuracy.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.