Abstract
A full-search block-matching architecture which features high throughput, low data input lines, and low memory bandwidth is proposed. It reduces memory I/O requirements by the maximum reuse of search data using on-chip memory. It also promises a high throughput rate by the continuous calculation of all block distortions in a search area using two search data input flows without processing any invalid block distortion, and by the continuous process of the neighbored reference blocks removing the initialization period between blocks. The processor for -16/+15 search ranges, implemented in the total 220 k gates using 0.6 /spl mu/m triple-metal CMOS technology, can operate at a 66 MHz clock rate, and therefore is capable of encoding H.263(4CIF), MPEG2(MP@ML), and other multimedia applications.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
