Abstract

We have shown that considerable vacancy defects, introduced by MeV Si self-ion implantation, can survive a 900°C∕5min annealing for gate formation. By analyzing the trap-limited Si interstitial diffusion, we have characterized these vacancy clusters. Furthermore, we show that the remaining vacancies are sufficient to reduce B diffusion. The study suggests that MeV ion implantation, a promising approach for ultrashallow junction formation in metal-oxide-semiconductor device fabrication, can be inserted before gate formation (involving high temperature annealing) to avoid irradiation damage on gate structures.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.