Year-end Sale % OFF 
Abstract
The Letter reports the first four-chip set for the STM-64 regenerator-section terminator, a key component of the next generation SDH transmission system. The Si-bipolar gate-array LSIs are fabricated and tested to confirm operation at 1.244 Gbit / s. This result makes it feasible to construct the line terminators needed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
