Abstract
A new high-speed architecture for a dual-modulus prescaler N/N+1 divider is presented and compared to the widely used Johnson counter, in addition to some other approaches that have inherent limitations of speed when the '+1' of the N+1 divider is processed. This high-speed structure allows a speed similar to that of a simple divider-by-two from which it derives.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
