Abstract
This paper presents an all digital timing recovery scheme for high speed modem. Compared to the conventional schemes, which use a VCO to drive A/D sampling clock, the new scheme based on interpolation filter is easy to simulate and implement. In the case which oversampling rate is slightly larger than 2, the new scheme can also give precise timing recovery. So this scheme is very suitable for high symbol rate situation. Firstly, the theory of the asynchronous symbol timing recovery is presented. Then, an implementation scheme of all digital timing recovery is proposed. As a key component, interpolation filter and timing controller are analyzed. Finally, based on the Xilinx Virtex II series FPGA xc2v1000-5, an all digital QPSK timing recovery scheme is implemented. Simulation and hardware test results show that the new scheme can efficiently be used when the symbol rate is up to 45 Msps.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
