Abstract
An address-encoding arbiter architecture is presented that is suitable for large asynchronous circuits requiring address event representation readout. It provides improvement in power and speed, while also reducing area. By encoding the address in each layer of the arbiter tree, the address line loads are distributed throughout the tree, thus reducing the maximum single load on a line driver.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have